We proposed packet-level forward error correction (FEC) as a promising technique for enabling bufferless core optical networks. In this paper, we systematically analyse its energyefficiency and show that it can produce substantial power savings.
Introduction
Improving the energy-efficiency of core routers has attracted widespread attention over the past few years. While various approaches have been proposed to tackle this problem, our focus is on router packet buffers, which are of the order of a few Gigabytes, and accounts for nearly 10% of the power consumed by a line-card [1] . It is well-known that core links are typically over-provisioned, and ISPs often operate their core networks at only 20-30% utilisation. Under such circumstances, large buffers from core routers can virtually be eliminated (thereby improving the overall energy-efficiency) without adversely impacting traffic performance [2] . Our mechanism to do so relies on a novel edge-to-edge based packet-level FEC scheme, described next. Fig. 1 shows a small segment of an ISP's network comprising of access networks (e.g. home users), electronic edge routers and bufferless optical core routers. FEC is performed on the aggregate traffic flowing from an ingress to an egress edge router. The FEC packet is computed by bit-wise XOR-ing a block of k successive data packets (k denotes the FEC block-size). The ingress edge therefore transmits one FEC packet for every block of k data packets, permitting the corresponding egress edge to recover from at most one lost data packet from the block. To illustrate our scheme, the figure shows traffic flowing from ingress edge router A to egress edge router D along the path A-B-C-D. Assuming the block-size is three, A keeps a running XOR of the data packets destined to D. After every third packet, A transmits the FEC packet comprising the XOR value, and clears the XOR. D in turn maintains a running XOR of the packets it receives from A. If it receives all but one data packet in the window of four packets (known via a block identifier, blockID, in the packet header), the running XOR is XOR-ed with the FEC packet to recover the lost data packet, which is then forwarded on and the XOR is cleared. We showed in [2] that this XOR-based scheme can be tuned to deliver good end-to-end TCP performance; over 90% of the Internet traffic today is TCP.
The Edge-to-Edge Packet-Level FEC Framework

Steps Involved During FEC
We first examine the ingress FEC operations (in 3.1), and explore the egress functionality (in 3.2), respectively.
FEC at Ingress Edge Router A
The ingress router A first receives a data packet from an access network. The network processor then performs an IP lookup to determine the next-hop interface, which also returns the ID of the egress edge router (D in this e.g.). The FEC block-sizes for the various edge-to-edge flows are preconfigured in all edge routers according to [2] , and the FEC engine at the ingress keeps track of the number of the XORs performed (in register variable numXORs). Then: The XOR-ed FEC packet is written back into SRAM.
FEC at Egress Edge Router D
Packets from A to D can be dropped in the core (i.e. on links A-B, B-C, or C-D) because these links are devoid of any buffering capability. The FEC engine at the egress keeps track of the expected block ID (in register variable expBlockID) and the number of data packets lost within a block (in register variable numDataPktsLost). Then: 
Estimating the Power Consumption of the FEC Framework
As the FEC operations are performed by the router's hardware, estimating the power consumed by the FEC logic at the ingress/egress necessitates analysing the energy associated with native hardware operations such as reading/writing a bit from/to memory (consisting of memory controllers and SRAM/DRAM chips), bit-level XORs, comparators/increment operations, as well as transmitting/receiving the FEC packet (i.e.
operations in Steps 1-4).
Denote by E I (N) and E E (N) the respective energy costs/packet at the ingress and egress when step Sections 3.1 and 3.2 above) . Then, for given block-size k and data rate f (in packets/sec), At the ingress: Steps 1, 2, are executed for every incoming data packet, Step 3 is executed once per k data packets, and Step 4, the rest of the time. Therefore, the total power consumption at the ingress, P I , can be expressed as:
At the egress: Let p denote the core packet loss rate. Steps 1, 2 are executed when a FEC packet arrives, which happens with probability 1/(k+1). Further, the probability that its blockID is not equal to expBlockID is p k+1 since this happens only when the expected FEC packet and all subsequent data packets (from the same block) are lost (the probability of two or more contiguous block losses is negligible). Finally, the probability that exactly one data packet is missing from a block of k packets is ( )
. Combining these probabilities, we can express the power consumed by Steps 1, 2 as:
Next, Steps 3, 4 are executed when a data packet arrives, which happens with probability k/(k+1). Again, assuming that multiple block losses are negligible, the blockID of the incoming data packet does not match expBlockID if and only if all previous data packets from the current block and the FEC packet of the previous block (i.e. blockID-1) are lost; the probability of this happening is
. Therefore, the power consumed by Steps 3, 4 is:
Adding Equations (2) and (3) gives an estimate of the total power consumed at the egress, E P .
Results and Discussion
The energy linked to various hardware operations in Section 3 is derived from data sheets such as Intel's IXP2800 10Gbps Network Processor, SRAM [3] , DRAM [4] and other chip specifications. We obtain the following values after examining them -energy/bit for an SRAM (DRAM) access is 0.168 nJ (0.092 nJ) -this includes the energy associated with memory controllers, TCAMs consume 0.967 nJ/bit, 10G transceivers (at edge routers) need 0.1 nJ to transmit/receive a bit, 2-bit operations (add/subtract etc.) incur 0.10 pJ, and XOR-ing two bits costs 0.01 pJ. (3)) as a function of block-size k for different data rates. The packet loss rate p is assumed to be 10 -2 . The size of each packet is 1000 Bytes, and the data rate (in Gbps) is increased by varying the packet rate f. This causes the FEC power consumption to increase as well; averaging ≈ 0.8 W/Gbps. Next, Fig. 3 depicts the network-wide power consumption with FEC (the bufferless curves) and without FEC (the fully-buffered curves) as a function of utilisation for two chosen total network capacities. The former has 30 core routers while the latter 10. Each router is assumed to be a Cisco CRS-1 with an average of 8 line-cards, and each line-card operates at 40Gbps (for a total capacity of 9.6 and 3.2Tbps, respectively).
